收藏本站
AD7328
MICROPROCESSOR INTERFACING
The serial interface on the AD7328 allows the part to be directly
connected to a range of different microprocessors. This section
explains how to interface the AD7328 with some common
microcontroller and DSP serial interface protocols.
Rev. A | Page 32 of 36
The frequency of the serial clock is set in the SCLKDIV register.
When the instruction to transmit with TFS is given (AX0 = TX0),
the state of the serial clock is checked. The DSP waits until the
SCLK has gone high, low, and high again before starting the trans-
mission. If the timer and SCLK are chosen so that the instruction
to transmit occurs on or near the rising edge of SCLK, data can
be transmitted immediately or at the next clock edge.
AD7328 TO ADSP-21xx
The ADSP-21xx family of DSPs interface directly to the AD7328
without requiring glue logic. The V
DRIVE
pin of the AD7328 takes
the same supply voltage as that of the ADSP-21xx. This allows
the ADC to operate at a higher supply voltage than its serial inter-
face. The SPORT0 on the ADSP-21xx should be configured as
shown in
Table 14.
Table 14. SPORT0 Control Register Setup
Setting
Description
TFSW = RFSW = 1
Alternative framing
INVRFS = INVTFS = 1
Active low frame signal
DTYPE = 00
Right justify data
SLEN = 1111
16-bit data-word
ISCLK = 1
Internal serial clock
TFSR = RFSR = 1
Frame every word
IRFS = 0
ITFS = 1
For example, the
ADSP-2111
has a master clock frequency of
16 MHz. If the SCLKDIV register is loaded with the value 3,
an SCLK of 2 MHz is obtained, and eight master clock periods
elapse for every one SCLK period. If the timer registers are loaded
with the value 803, 100.5 SCLKs occur between interrupts and,
subsequently, between transmit instructions. This situation leads
to nonequidistant sampling because the transmit instruction occurs
on an SCLK edge. If the number of SCLKs between interrupts is
an integer of N, equidistant sampling is implemented by the DSP.
AD7328 TO ADSP-BF53x
The ADSP-BF53x family of DSPs interfaces directly to the
AD7328 without requiring glue logic, as shown in
The SPORT0 Receive Configuration 1 register should be set up
as outlined in
Table 15
.
Figure 55.
The connection diagram is shown in Figure 54. The ADSP-21xx
has TFS0 and RFS0 tied together. TFS0 is set as an output, and
RFS0 is set as an input. The DSP operates in alternative framing
mode, and the SPORT0 control register is set up as described in
Table 14. The frame synchronization signal generated on TFS is
tied to CS and, as with all signal processing applications, requires
equidistant sampling. However, as in this example, the timer
interrupt is used to control the sampling rate of the ADC, and
under certain conditions equidistant sampling cannot be achieved.
AD7328
1
ADSP-BF53x
1
V
DD
V
DRIVE
SCLK
RSCLK0
DIN
DT0
DOUT
DR0
CS
RFS0
1
ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 55. Interfacing the AD7328 to the ADSP-BF53x
0
AD7328
1
ADSP-21xx
1
SCLK
SCLK0
CS
TFS0
RFS0
DOUT
DIN
DT0
DR0
V
DD
V
DRIVE
1
ADDITIONAL PINS OMITTED FOR CLARITY.
0
Table 15. SPORT0 Receive Configuration 1 Register
Setting
Description
RCKFE = 1
Sample data with falling edge of RSCLK
LRFS = 1
Active low frame signal
RFSR = 1
Frame every word
IRFS = 1
Internal RFS used
RLSBIT = 0
Receive MSB first
RDTYPE = 00
Zero fill
IRCLK = 1
Internal receive clock
RSPEN = 1
Receive enable
SLEN = 1111
16-bit data-word
TFSR = RFSR = 1
Figure 54. Interfacing the AD7328 to the ADSP-21xx
The timer registers are loaded with a value that provides an
interrupt at the required sampling interval. When an interrupt
is received, a value is transmitted with TFS/DT (ADC control
word). The TFS is used to control the RFS and, hence, the reading
of data.
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-AD73311LEB Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EB Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EZ Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73322LEB Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
EVAL-AD73322EB EvaluationBoardforLowCost,LowPower, CMOSGerneralPurposeDualAnalogFrontEnd
EVAL-AD73322EZ Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
EVAL-AD73360LEB AD73360L Evaluation Board, Six Input Channel Analog Front End
EVAL-AD73360EB Six-Input Channel Analog Front End
相关代理商/技术参数
EVAL-AD7328SDZ 功能描述:BOARD EVAL FOR AD7328 RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCMOS® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件
EVAL-AD7329CB 制造商:Analog Devices 功能描述:
EVAL-AD7329CBZ 功能描述:BOARD EVALUATION FOR AD7329CBZ RoHS:是 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:iCMOS® 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件
EVAL-AD73311EB 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311EZ 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73311LEB 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General Purpose Analog Front End
EVAL-AD73322EB 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End
EVAL-AD73322EZ 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End